consider a 3-processor multiprocessor connected with a shared bus that has the following properties: (i) centralized shared memory accessible with the bus, (ii) snooping-based msi cache coherence protocol, (iii) write-invalidate policy. also assume that the caches have a writeback policy. initially, the caches all have invalid data. the processors issue the following five requests, one after the other.