Design a 16-way set associative cache that has 512 blocks and 64 bytes per block. Assume a 32-bit address. Provide structure of the cache and the address format, similar as on Slide H47, but gates, multiplexers and comparators do not have to be included. Assume 4byte data.